To build a general-purpose quantum computer, it is crucial for the quantum devices to implement classical boolean logic. A straightforward realization of quantum boolean logic is to use auxiliary qubits as intermediate storage. This inefficient implementation causes a large number of auxiliary qubits to be used. In this paper, we have derived a systematic way of realizing any general m-to-n bit combinational boolean logic using generalized Toffoli gates. Our approach transforms the m-to-n bit classical mapping into a t-bit unitary quantum operation with minimum number of auxiliary qubits, then a variation of Toffoli gate is used as the basic module to implement the unitary operation. The minimum number of modules can be found by formulating it as a constraint set partitioning problem. Finally, each of these building blocks can be implemented using elementary quantum gates.
Introduction
Since Feynman [1] and Deutsch [2] introduced the idea and theoretical model of quantum computer in the early 1980's, a great deal of research effort has been focused on the topic of quantum information science. The discovery of Shor's prime factorization [3] and Grover's fast database search algorithm [4] have made quantum computing the most rapidly expanding research field recently. For a quantum algorithm to be useful, it is crucial that the algorithm should be able to be implemented using quantum gates. Not long after Deutsch proposed his theoretical model of quantum computer, he showed that a generalization of Toffoli gate is universal and capable of realizing any unitary operation [5] . A few years later, it was shown [6, 7] that two-bit gates are sufficient to implement any unitary operation. This makes experimental implementation of quantum circuits more practical.
Another approach that pushes the computing technology to its theoretical limits is called nanotechnology. Nanotechnology, combining physics and computer science, uses nanometer scale devices as the fundamental building block of electronic circuits. Just like a classical computer is built out of universal classical gates, a quantum computer can be built using nanoscale quantum gates. Various silicon-based nanoscale devices have been proposed as candidates for quantum computer [9, 10, 11, 12, 13, 14] . It is believed that scalable computation can be achieved using solid state quantum logic devices. However, to build a general-purpose computer, it is necessary for these nanoscale quantum devices to be able to have the ability to implement classical boolean logic.
A straightforward realization of quantum boolean logic is to use auxiliary qubits as intermediate storage. This inefficient implementation causes a large number of auxiliary qubits to be used. In this paper, we have derived a systematic way of realizing any general m-to-n bit combinational boolean logic using generalized Toffoli gates. Our approach transforms the m-to-n bit classical mapping into a t-bit unitary quantum operation with minimum number of auxiliary qubits, then a variation of Toffoli gate is used as the basic module to implement the unitary operation. To do this, we first build a partially complete permutation table based on the classical boolean function, then the permutation can be completed by formulating it as a constraint set partitioning problem. Once the permutation is completed, generalized Toffoli gates are used to realize the function in such a way that the number of gates, in terms of our basic module, is minimized. At last, each of these building blocks, and hence the whole function, can be implemented using elementary quantum gates.
The rest of this paper is organized as follows. Section 2 describes the relation between permutation and our building block -T (S, R, I) gate. The problem and algorithm are defined in section 3.1 and 3.2, the optimal solution is then derived in section 3.3 and 3.4.
Finally, conclusions are given in section 4.
Gate Representation and Permutation
A Toffoli [15] gate consists of two control bits, a and b, which do not change their values, and a target bit c which changes its value only if a = b = 1. The gate can be written as:
where ⊕ denotes exclusive-or and ∧ stands for logical AND. The three-bit Toffoli gate is a universal gate. A variation of the three-bit Toffoli gate is n-bit Toffoli gate, indicated by
and ∧ stands for bit-wise logical AND operation. The function of a generalized Toffoli gate is similar to that of a three-bit Toffoli gate. All input bits are left unchanged while the target bit is inverted conditionally. In the notation shown above, S and R are indicators that, if expressed in binary digits, mark the position of control bits. The bits that are set in S specify the control bits that have to be '1's to activate the logic. Similarly, the bits that are set in R specify the bits that have to be '0's to activate the logic. I simply represents the target bit to be inverted when the conditions of S and R are satisfied. Those bits that are not specified in either S, R, or I are don't care bits. Assuming n-bit input X = x n−1 x n−2 · · · x 1 x 0 and target bit x r , the operation of a n-bit Toffoli gate, T (S, R, I), can be written as:
Using this notation, a three-bit Toffoli gate can be represented as T t (110, 000, 001), and a Control-Not gate is written as T cn (10, 00, 01).
Since the time evolution of any quantum transformation is a unitary and logically reversible process, thus any quantum boolean logic can be represented using permutation. A permutation is a one-to-one and onto mapping from a finite order set onto itself. A typical permutation P is represented using the symbol
This permutation changes a→d, d→a, b→e, e→f , and f →b. The state c stays unchanged.
A permutation can also be expressed as disjoint cycles. A cycle includes its members in a list like C = (e 1 , e 2 , . . . , e n−1 , e n ).
The order of the elements describes the permutation. For example, in Eq. (5), the cycle takes e 1 →e 2 , e 2 →e 3 , . . . ,e n−1 →e n , and finally e n →e 1 . The number of elements in a cycle is called its length. A cycle with length 1 is called a trivial cycle, which does not change anything. A cycle of length 2 is called a transposition. Using this notation, the same permutation P shown in Eq. (4) can be written as
Note that a trivial cycle is generally not shown in a permutation.
For each permutation P , there always exists a permutation P −1 that puts the object back into their place. P −1 can be derived simply by interchanging the two rows of P or, if cycles are used, reversing the order of the components in each cycle. A permutation that does not change the order of the objects is called an identity, indicated by E. If two permutations, P 1 and P 2 , are performed successively, we called this the product of P 1 and
Following the convention, we write the first permutation on the right hand side as P = P 2 P 1 . Clearly, EP = P E = P and P P −1 = P −1 P = E. Permutations do not commute, i.e. P 1 P 2 = P 2 P 1 for general P 1 and P 2 .
A quantum boolean logic gate can then be expressed using permutation as described above. For example, a Control-Not gate is indicated by P cn = (10, 11). Since it changes 10→11 and 11→10, leaving all other states unchanged. Similarly, a three-bit Toffoli gate is indicated by P t = (110, 111).
3 Quantum Boolean Logic Construction
Problem Description
The problem of transforming any m-to-n bit combinational boolean logic into quantum operation can be formalized as follows:
Problem : Given a classical m-to-n bit combinational boolean logic
and an integer p (0 ≤ p ≤ m), construct a t-bit permutation
such that for each classical mapping
The construction process is described in the following sections.
Building the Quantum Transformation Table
For any classical combinational boolean logic, a Classical Transformation The steps to build the quantum transformation table that based on the classical circuits is shown below:
Step I. Preserve the input qubits.
We define the preserved bits to be the input bits that have to stay unchanged after the operation, while volatile bits are input bits that can be over-written by output bits. Without loss of generality, assume qubits 0 to p − 1 (0 ≤ p ≤ m) are the bits to be preserved and qubits p to m − 1 are volatile bits. Note that p can be zero, in which case no input bit is preserved. Now prepare two empty tables, ψ and φ, which are both of size 2 m -by-m.
. If p = 0, also copy the preserved bits for each row
Step II. Assign the output qubits.
Since qubit 0 to p − 1 are used to preserve the input bits, assign qubit p to p + n − 1 to hold the output bits. Expand the width of the φ table whenever needed. For each row i
Step III. Distinguish each output state. For a unitary quantum evolution, the quantum transformation table needs to be one-toone and onto. If, for any two patterns x, y ∈ {0, 1} p+n in φ, x = y, then set d = 0, go to
where M is the maximum number of occurrences for a single pattern. Add extra d columns (numbering from φ[0 : Step IV. Add auxiliary qubits If m = p + n + d, no auxiliary qubit is needed. The total number of qubits, t, equals m, Step V. Expand the quantum transformation Based on the constraint of classical boolean logic, the quantum transformation table is now partially constructed. The permutation can be completed simply by filling in the blanks and make it a one-to-one and onto mapping. However, to implement the quantum operation using minimum number of T (S, R, I) gates, the permutation should be carefully selected. To do this, the evaluation function is introduced in the next section.
Implementation and Gate Count Evaluation
The rules that are used to implement an arbitrary permutation is summarized in this section.
Proposition I. Given any two states p and q with ∆(p, q) = 1, the transposition U = (p, q) can be implemented using T (S, R, I), where
This proposition shows how a transposition of two adjacent states can be implemented using one T (S, R, I) gate. Note that the T (S, R, I) gate can be further decomposed into one-bit rotation and two-bit Control-U gates [8] .
With necessary modification, Proposition I. can be generalized to implement a transposition of two non-adjacent states as follows:
Proposition II. Given any two general states p and q, with ∆(p, q) = d, the transposition U = (p, q) can be done using 2d − 1 adjacent state transpositions.
The implementation of a transposition with distance d can be done in the following way.
Assume, in binary expression,
where p i ∈ {0, 1}. Then the transposition U can be constructed as follows: (i) Find a list of states, s 1 , s 2 , · · · , s d−1 , between p and q, such that for 1
An example of the list is shown as follows:
(ii) For the list p, s 1 , s 2 , . . . , s d−1 , q, perform the following adjacent state transpositions:
(iii) All the transpositions in (ii) are performed on two adjacent states and hence can be implemented using T (S, R, I) gates as described in Proposition I.
Once the transposition of two arbitrary states can be performed. A general cycle of length n can be constructed. For a trivial cycle, no gates are needed. For a cycle of length 2, the implementation can be easily derived using Proposition I. and Proposition II. For a cycle of length n (n ≥ 3), the following rules are used:
Proposition III. Given a general cycle C = (p 0 , p 1 , p 2 , . . . , p n−1 ), C can be constructed using n − 1 transpositions:
Each of these transpositions can be decomposed into T (S, R, I) gates using Proposition I. and Proposition II.
Proposition IV. A permutation consists of one or multiple disjoint cycles. Since disjoint cycles commute, so each cycle in the permutation can be implemented individually.
Given a general cycle C = (p 0 , p 1 , p 2 , . . . , p n−1 ), the distances between any two states d i = ∆(p i , p i+1 ) for i = 0, 1, . . . , n − 2, and
i, the minimum number of T (S, R, I) gates for C can be achieved using the following transpositions:
and the total T (S, R, I) gate count is
When the permutation is a product of disjoint cycles,
The T (S, R, I) gate count for P is then
To optimize the total T (S, R, I) gate count, the permutation table has to be constructed with minimum Ω P . This problem is described in the next section.
Complete the Permutation with Minimum Gate Count
Define the digraph G = (V, E), where
The digraph has 2 t vertices, corresponding to each of the 2 t rows in the ψ Using the digraph G, the problem is equivalent to finding a set of disjoint cycles that cover all the vertices in V with minimum T (S, R, I) gate count. This is formulated as follows:
Problem : Given a digraph G = (V, E) and the cost Ω C i associated with each cycle C i , find a family of sets
subject to:
Given the constraint, the problem is essentially a Set Partitioning Problem (SPP), with each partition being a cycle. There are many set covering problems that have been studied in graph theory [16] and operations research related works [17] . A simple but effective algorithm is described here to demonstrate how the T (S, R, I) gate count is minimized.
Step I. Enumerate all cycles. Given the graph G(V,E) described in the quantum transformation table, list all cycles C i (i = 0, 1, 2, . . .) in the graph. This can be done in the following way:
(i) Select a target edge (v ψ , v φ ), list all cycles containing the edge. To find all cycles containing (v ψ , v φ ), just list all paths from v φ to v ψ , then cycles can be found by concatenating any path from v φ to v ψ with the edge (v ψ , v φ ).
(ii) Delete the target edge in (i). If there is any edge left in G, go to (i), else all cycles are found. For each cycle C i , calculate the T (S, R, I) gate count Ω C i .
Step II. Initialization. Let X = {x i } be a n × 1 matrix with x i = 1 if the cycle C i is selected, and x i = 0 otherwise. Initially set x i = 0 for each i. Also set A = {a ij } be an m × n matrix with
Step III. Reduction (optional).
The optional reduction process makes the optimization task easier. Although there are many effective rules, only three reductions are described here. Let R = {r i } = AX be the m × 1 matrix that describes the coverage of the vertices. (ii) Let S be an m × 1 matrix with all elements set to 1s. Set R = AS. If r i = 1 for any i, then C i must be included in the solution.
(iii) If C i denotes any cycle that has been included, then all C j with C j ∩ C i = ∅ must be deleted.
The reduction rules can be applied over again until no further reduction is possible.
Step IV. Search the optimal solution.
To search the optimal solution, a depth-first search approach is used here.
(i) Set the initial T (S, R, I) gate count to be M = ∞, and X = 0.
(ii) If all vertices are covered, set M = min(M, Ω C i ), return. Otherwise, pick any v i that has not been covered. For each C j that v i ∈ C j , reduce the problem as described in
Step III. until no further reduction is possible.
(iii) Recursively call step (ii).
After these steps are done, the selected cycles are in X and the optimal T (S, R, I) gate count is in M.
Conclusions
We have derived a systematic way of realizing any general m-to-n bit combinational boolean logic using elementary quantum gates. Our approach transforms the m-to-n bit classical mapping into a t-bit unitary quantum operation with minimum number of auxiliary qubits. Furthermore, the result is optimal in terms of our building block -T (S, R, I) module. This method can be used to transform classical combinational logic into its quantum version, which is crucial for a general-purpose quantum computer.
